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ABSTRAK 
 
Tesis ini membentangkan LNA yang berjalur lebar tanpa induktor dengan 
tiga peringkat punca sepunya dan siap balik negatif untuk aplikasi komunikasi radio 
kognitif yang meliputi frekuensi 300 MHz ke 10 GHz. LNA ini direka dalam proses 
CMOS 0.13 um oleh Global Foundries dan melalui simulasi pos bentangan dalam 
linkungan frekuensi yang dibincangkan, S21 minimum dan maksimum adalah 
masing-masing 10dB dan 12.1 dB manakala NF didapati dari 3.9 hingga 5.1 dB. 
S11<-8.5 dB dan S11 <-10 dB dicapai sehingga 8.7 GHz. IIP3 mencapai sekurang-
kurangnya -0.5 dBm dan maksimum 0.8 dBm pada pra-simulasi. Penggunaan kuasa 
adalah 36 mW pada 1.2 V. LNA ini menggunakan kawasan seluas 26 μm × 46 μm 
tanpa pad dan 672 μm × 233 μm dengan pad. 
  
  
xiii 
ABSTRACT 
 
This thesis presents a wideband inductorless three-stage common source (CS) 
low noise amplifier (LNA) with negative feedback for cognitive radio 
communication applications covering the range of 300 MHz to 10 GHz. Designed in 
Global Foundries’ 0.13 um CMOS process and through post-layout simulations over 
the covered band, the minimum and maximum voltage gain is 10 dB and 12.1 dB 
respectively whereas noise figure of 3.9 to 5.1 dB. S11 < -8.5 dB for the covered band 
and S11 < -10 dB is achieved up to 8.7 GHz. IIP3 achieves a minimum of -0.5dBm 
and maximum of 0.8 dBm at pre-layout simulations. The power consumption is 36 
mW at 1.2 V. The LNA occupies an area of 26 µm × 46 µm excluding pads and 672 
µm × 233 µm with pads. 
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CHAPTER ONE 
INTRODUCTION 
 
1.1 Background 
The explosive growth of wireless devices such as mobile phone is gradually 
congesting the pre-allocated bands of the frequency spectrum. As projected by 
CISCO (xG, 2012), the network capacity will soon be outstripped by mobile 
bandwidth demand. However, the wideband spectrum especially licensed bands are 
still underutilized given the location, time and frequency bands. This means not all 
the licensed channels are occupied all the time and yet, the channels cannot be used 
by other users of both licensed and unlicensed. For example, in United States of 
America the Federal Communications Commission revealed that the utilization in the 
most densely packed urban areas rarely passes 35%. Also, the usage of spectrum 
could vary from 15% to 85% depending on the place and time of day (RAO et al., 
2011). Therefore, cognitive radio (CR) enables unlicensed users (WLAN, ISM) to 
use the licensed spectrum, plus minimizing interference. 
 
1.2 What is Cognitive Radio and how it works 
CR was first introduced by Mitola III and Maguire Jr (1999). CRs find its 
application in alleviating the congestion by opportunistic spectrum sharing. When the 
primary users of certain frequency bands are not using them, secondary users are 
able to access the vacant frequency bands without agreement. These frequency bands 
could span from either licensed or unlicensed frequencies which ranges from 
satellite, TV, telecommunication to radio stations, and even WLAN. For example, a 
CR mobile phone can connect to the Internet by using any frequency band deemed 
suitable for its current application (Klumperink, 2012).  
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To achieve these features, the CRs have to be able to accommodate and 
operate at a very wide bandwidth, typically from Megahertz to Gigahertz. To further 
elaborate the concept of cognitive radio, it is a way in designing a radio network 
system having both intelligence and agility. CRs operates by continually monitor, 
sense and detect the surroundings, and dynamically reconfigures itself to adapt those 
environment. Figure 2.1 illustrates the processes involved in a CR system. CRs 
enable the wireless devices to use the frequency spectrums in an efficient way, by 
adjusting and optimizing transmitting parameters like output power, frequency range, 
and modulation type for users. In 2012, (xG, 2012) demonstrated its product xMax 
Cognitive Radio System in a rural area and claimed successful in delivering high 
quality mobile broadband connection to a group of users by connecting their 
smartphones and laptops to the Internet using unlicensed spectrum. 
 
Figure 2.1: Block Diagram of Cognitive Radio (Haykin, 2005) 
 
3 
 
1.3 Conventional Radios, Software Defined Radios and Cognitive Radios 
 Another type of radio is called Software Defined Radio. It has similar 
capabilities as the Cognitive Radio. SDR is able to configure its wireless 
communication protocols such as frequency band, air interface protocol and 
functionality without replacing the hardware. In fact, to qualify a Cognitive Radio, it 
has to have some of the features of the SDR. One can view Cognitive Radio as an 
upgraded version of SDR (Instrument, 2013) 
 
Some of the differences for conventional, software defined and cognitive 
radios are listed in the Table 1.1 as follows  
 
Table 2.1: Conventional Radio, SDR and Cognitive Radio(Reed and Neel, 2008) 
CONVENTIONAL 
RADIO 
SOFTWARE DEFINED 
RADIO 
COGNITIVE RADIO 
Application   
Supports only a fixed 
number of systems 
Supports multiple systems, 
protocols and interfaces 
dynamically 
Can create its own 
waveforms 
Re-configurability is 
difficult 
Provides a wide range of 
services with a number of 
Quality of Service (QoS) 
Supports add-on 
interfaces 
Supports a number of 
services but chosen at 
the time of design 
 Configure operations to 
meet QoS according to 
application and signal 
environment 
   
Design   
Traditional RF Design Conventional Radio + 
Software Architecture 
SDR + Intelligence 
Traditional Baseband 
Design 
Supports re-configurability Environment sensing and 
learning 
   
Upgrade Cycle   
Not upgradable / future 
proof 
Future proof Includes SDR’s upgrade 
mechanism 
 Supports over-the-air (OTA) 
upgrade mechanism 
Supports internal and 
collaborative upgrades 
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1.4 Problem Statement 
 More applications are expected from CR and thus expectations are getting 
higher in terms of bandwidth it can cover, aside from the popular mobile phone 
communication bands. Such applications will require the radio to operate from tens 
to hundreds of Megahertz to cover TV and FM broadcasting and a high frequency of 
Gigahertz to cover satellite bands. This means the LNA needs to have enough power 
gain and low noise figure yet flat and a good input impedance matching across the 
decade-wide bandwidth. A good linearity is essential to tolerate interferers as the 
radio is operating across different standards or bands. 
 
1.5 Objectives 
 With the problems as stated in the previous section, the following objectives 
are set. 
a) To design and optimize an LNA to cater for the wide bandwidth requirement 
of a Cognitive Radio by using the 0.13 µm Silterra process 
b) The LNA designed must be stable and able to display a flat gain across the 
wide frequency range 
 
 In relation to this, the specification of the design is set to be as follows 
 Bandwidth of 300 MHz to 10 GHz 
 Flat gain of more than 10 dB 
 Flat NF of approximately 5 dB 
 |S11| more than 10 dB 
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1.6 Organization of the Thesis 
 The thesis starts with Chapter 1 where CR is introduced. This chapter also 
presents the problem statement of the LNA for CR followed by the objectives. 
Chapter 2 covers the necessary background and theory needed for the circuit design. 
Circuit topologies are also discussed with pros and cons of each technique. 
Subsequently, the inductorless three-stage common source with negative resistive 
feedback topology chosen is elaborated in Chapter 3. The design methodology for 
this specific LNA topology is given in this chapter. This includes the hand analysis, 
optimizations and calculations needed to determine the components and parameters 
of the LNA. Chapter 4 presents the simulation results for both pre and post layouts 
with analysis on the findings. Finally, Chapter 5 wraps up this thesis with concluding 
remarks and recommendation for future work.   
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CHAPTER TWO 
BACKGROUND AND LITERATURE REVIEW 
2.  
2.1 Background 
2.1.1 Low Noise Amplifier 
Low Noise Amplifier (LNA) is a type of electronics amplifier which is used in 
communication systems (for example GPS) to amplify weak signals captured by an 
antenna. It is typically employed as the first stage of a receiver system, and it is 
important that this stage to be designed with lowest noise possible while giving 
sufficient signal gain to the weak signal from the antenna. The reason being the total 
noise figure of the receiver system is dominated by the first few stages, and the effect 
of the noise from other stages can be reduced by the gain of the LNA, while injecting 
its noise to the received signal. 
 
 Besides having low noise figure, an LNA has to abide to some other 
important performance metrics as well. They are the impedance matching, gain and 
linearity. The impedance matching and gain are usually measured by the S-
parameters represented by S11, S12, S21 and S22. S-parameters are usually used to 
evaluate a design in high frequencies due to its simplicity of not needing to 
synthesize a short or open circuit, and terminating the two-port in Z0 reduces 
possibility for oscillation. Referring to Figure 2.1, if Z0 is the source and load 
termination, port 1 is the input, port 2 is the output, S11 will mean the ratio of 
reflected power from port 1 to the applied power to port 1, and is also termed as 
input port reflection coefficient or input return loss. The lower the S11 (S11 = -∞ for 
perfect input impedance matching), the lesser the input signal be reflected from the 
LNA, as well as a closer value of input impedance to 50 Ω. The input impedance has 
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to be designed to a typical value 50 Ω so as to provide matching to the input source, 
as most antennas have impedance of 50 Ω. S21 is related to gain since squaring its 
magnitude is known as forward power gain.  
 
 S22 is the output reflection coefficient (or output return loss) which has a 
similar definition as S11 but applies to output port. Lastly, S12 is the reverse isolation 
(or reverse transmission coefficient) which determines the level of feedback from the 
output to the input of the LNA, thus defines its stability (Lee, 2004) 
TWO-PORT
Z0 Z0
Ei1
Er1 Er2
Ei2
 
Figure 2.1: S-parameter port variable definitions 
 
Next, an important aspect to be considered when designing an LNA is the 
linearity. A good LNA must also be to maintain linear operation even when receiving 
strong signals, and weak signals in the presence of interference. Else, this 
intermodulation distortion will cause desensitization (or blocking) and cross-
modulation. Blocking happens when the intermodulation products caused by the 
strong interferer flood the desired weak signal. Cross-modulation occurs when 
nonlinear interaction transfers the modulation of one signal to another carrier. Thus, 
there is a need to minimize the impact of these effects as well. The commonly used 
measures of linearity are third-order intercept (input, IIP3, with output, OIP3) and 1-
dB compression point (input, IP1dB with output, OP1dB). 
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As indicated, an LNA must be able to maintain linearity at both weak and 
strong receiving signals. However, there is a limit at which as the input signal 
increases to a certain point, its gain decreases. Here, the P1dB indicates the power 
level or a point where the gain drops by 1 dB from its small signal value. Further 
increasing the input power reduces the gain, which means the circuit is no longer 
linear. This is as shown in Figure 2.2. 
 
Figure 2.2: P1dB and IP3 
 
Another way to measure linearity is to apply two signals at the input, of same 
amplitude but slightly different in frequency. Referring to Figure 2.2, after plotting 
the fundamental and intermodulation output power as a function of input power, the 
third-order intercept point (IP3) can be determined. The IP3 is a point where 
amplitudes of the intermodulation tones at         and        are equal to the 
amplitudes of the fundamental tones at   and   . 
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2.1.2 Active Inductor 
Large area in the layout required by the inductors is always the drawback for 
LNA topologies in the likes of distributed amplifiers and common source amplifier 
using a band-pass filter network. The concept of active inductor can be employed to 
overcome this problem by replacing passive inductors with active inductors or by 
constructing a design that exhibits the effects of active inductor. An example of the 
concept is shown in Figure 2.3 where the gate drain terminal is connected by a 
resistor and gate source terminal is connected by a bypass capacitor, to allow better 
design freedom or control towards the inductance. The input impedance looking into 
the source terminal can be expressed as follows (Hampel et al., 2009) 
 
                     (2.1) 
where 
      
 
  
      (2.2) 
      
            
  
     (2.3) 
 
VDD
ZinCby
LAIRAI
Rg
 
Figure 2.3: Schematic of an active inductor and its equivalent circuit(Hampel et al., 
2009) 
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2.1.3 Negative Feedback 
According to Sedra and Smith (2004), negative feedback can be viewed as a 
path that returns a part of output signal out of phase with the input signal. In an 
amplifier design, a negative feedback is usually employed when the designer wants 
the effect of the following properties. 
i. Extend the bandwidth of an amplifier at the expense of gain. 
ii. Make the amplifier gain less sensitive to component variations, thus a 
more constant gain. 
iii. Control the input and output impedance with appropriate feedback 
topology. It may also cause these impedances to become sensitive 
with gain.  
iv. Reduce noise, when the anti-phase noise is fed back, it subtracts the 
noise generated within the closed loop.  
 
Figure 2.4 shows the basic structure of a feedback amplifier. Without 
feedback, the input and output voltage can be related to open loop gain by 
 
             (2.4) 
where 
   is the output voltage 
   is the input voltage 
    is the open loop gain 
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SOURCE   AOL
Vs +
LOAD
β 
-
V0Vi
Vf
 
Figure 2.4: General structure of a feedback amplifier (Sedra and Smith, 2004)  
 
The output signal, Vo is passed to the load and also the feedback path, thus 
the feedback signal, Vf is related to Vo by the feedback factor, β. Vf is then subtracted 
from the Vs, producing Vi which serves as the input of the amplifier. 
 
Vf = βVo     (2.5) 
It follows that 
Vi = Vs - Vf     (2.6) 
    
Basically, this subtraction reduces the Vs to Vi. The closed-loop gain of the 
amplifier can be obtained by solving Equations 2.4 to 2.6, yielding 
 
    
  
  
 
   
      
     (2.7) 
 
 This shows the reduction of open loop gain. Feedback can also be used to 
extend the bandwidth of an amplifier. Suppose now an amplifier is operating in a 
high frequency and can be modeled by a one-pole response. Its open loop response 
can be expressed as 
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     (2.8) 
where 
A0 is the amplifier’s DC gain 
   is the cut-off frequency 
 
 If the feedback is applied to the amplifier, the closed-loop gain will now 
become (substituting Equation 2.8 into Equation 2.7) 
 
        
  
           
 
         
 
    (2.9) 
 
2.1.4 Common Source Amplifier 
According to Gray and Meyer (1993) and Razavi (2002), common source 
amplifier is one of the three basic amplifier configurations. It can be identified when 
the signal is applied to the gate terminal and amplified signal is taken from the drain 
terminal. Figure 2.5 shows the configuration the amplifier. This topology can hardly 
be used in high frequency applications as its functionality will be greatly affected by 
the terminal capacitance and usually band-pass filters are required at the input where 
they are composed of area consuming components like inductors and capacitors (Li, 
2011). A common source amplifier can be analyzed by DC and AC analysis. In DC 
analysis, the circuit is analyzed to find the operating or bias point that determines the 
maximum lower and upper voltage swing of the amplifier. Also, the NMOS must be 
biased in order to keep the amplifier working in saturation region (VDS > Vgs - Vth). 
Referring to Figure 2.7, it can be written that 
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                   (2.10) 
    
     
 
 
 
          
     (2.11) 
    
     
   
      (2.12) 
 
. 
Vin
 R1
VDD
ID
Vout
G D
S
 
Figure 2.5: Basic configuration of common source amplifier (Razavi, 2002) 
 
The parameters of interest would usually be solving for the size of the 
transistor (given by width and length), the operating current ID,Vgs, Vout, and/or R1. In 
AC analysis however, calculations of circuit gain and terminal impedances can be 
simplified by using linear equations on the nonlinear behaviour of the device. The 
small signal voltage gain can be expressed as 
 
  
    
   
                (2.13) 
   
   
       
    (2.14) 
   
 
   
     (2.15) 
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2.1.5 Radio Spectrum 
CRs make use of a wide range of frequency to gain more options for the 
system to operate. Therefore, it has to make use of both licensed and unlicensed 
spectrum. Table 2.1 shows a list of radio frequency spectrum with its applications 
 
Table 2.1: Frequency bands (Regulation, 2010) 
Band Frequency Application 
VLF 3 - 30 kHz Submarine communications time signals, storm 
detection 
LF 30 - 300 kHz Broadcasting (long wave), Navigation beacons 
MF 300 – 3000 kHz  Broadcasting (medium wave), maritime 
communications, analogue cordless phones 
HF 3 – 30 MHz Broadcasting (short wave), aeronautical, citizens 
band 
VHF 30 – 300 MHz FM broadcasting, Business Radio, Aeronautical 
UHF 300 – 3000 MHz TV Broadcasting, WLAN, GPS, mobile phones, 
digital cordless phones, military use 
SHF 3 – 30 GHz Point to point links, satellites, fixed wireless access 
EHF 30 – 300 GHz Point to point links, multimedia wireless systems 
 
2.1.6 Architectures of Cognitive Radio  
A physical architecture of a CR transceiver is shown in Figure 2.6. Here, a 
wideband signal is received through RF front-end, amplified, mixed, converted to 
digital and measurements carried out to detect the licensed user signal. Looking into 
the wideband RF front-end architecture shown in Figure 2.7, the wideband antenna 
receives signals from various sources or transmitters operating at various power 
levels, bandwidths and locations, so the RF front end should be able to detect weak 
signals in the presence of very strong signals over a wide dynamic range. 
15 
 
Consequently, the linearity of the RF circuits must be designed with more stringent 
requirements. A short description that describes the components of the cognitive 
radio RF front-end is as follows: 
 RF filter: Selects the desired band by using band-pass filter on the received 
signal. 
 LNA: Amplifies the desired signal while minimizing noise 
 Mixer: the signal is mixed with local generated RF frequency and then 
converted to IF or baseband. 
 VCO:  Generates signal at a desired frequency and voltage to mix with the 
incoming signal.  
 PLL: Locks the signal at a specific frequency 
 Channel Selection Filter: Selects desired channel and rejects adjacent 
channels 
 AGC: Maintains a constant gain or output power level of an amplifier over a 
wide range of input signal levels (Akyildiz et al., 2006) 
 
Figure 2.6: Physical architecture of CR(Akyildiz et al., 2006) 
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Figure 2.7: Wideband RF front-end architecture(Akyildiz et al., 2006) 
 
2.2 Literature Review 
2.2.1 Low Noise Amplifier for Cognitive Radio 
Many designs have been made so far to cover as much frequency range as 
possible, targeting especially TV bands below 1 GHz. An LNA topology introduced 
by Razavi (2010) was able to operate from 50 MHz to 10 GHz. However, this 
bandwidth alone is insufficient to define the transceiver as a CR yet, it may be 
deemed as a “supersized” SDRs. CRs must be able to operate at any frequency for 
the range covered. This is unlike of SDRs, which target certain standards or bands. 
Next, CRs must be able to tolerate interferers at any frequency bands (WCDMA, 
GPRS and GSM to name a few) in its bandwidth BWCR. Hence, its IP3 metric has to 
meet more stringent bounds. The CR receiver has to provide a relatively flat gain 
with adequate input return loss across these decades wide of frequency, thus 
traditional RF circuit techniques are struggling to comply (Razavi, 2009). 
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2.2.2 Circuit Topologies 
Favourite topologies for wideband LNA like Common Gate (CG), Resistive-
Feedback and Inductive Degeneration are good if the required bandwidth covers a 
few Gigahertz. As far as decades wide bandwidth is concerned, there are limited 
topologies that have been discussed (Razavi, 2010). In this section, works of other 
authors comprise of several techniques in the field of ultra wideband LNA design are 
discussed.  
 
2.2.2(a) Band-pass Filter Technique 
 This topology employs common source configuration as shown in Figure 2.8. 
Wideband applications can be achieved by incorporating the input of the common 
source LNA into a band-pass filter network. However, this topology faces its 
limitation of providing a wide range of bandwidth especially at lower frequencies. 
Another drawback of this topology is large area consumed by the input band-pass 
filter(Battista et al., 2008)  (Kargaran and Kargaran, 2009).  
 
Figure 2.8: Simplified Band Pass Filter LNA (Bevilacqua and Niknejad, 2004) 
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2.2.2(b) Noise Cancellation Technique 
 The common gate topology, which is supposedly a suitable candidate for 
wideband input matching, suffers from a relatively high noise figure. In order to 
reduce the noise, another common source stage which has the same gain is attached 
as the second stage of the LNA. Referring to Figure 2.9, since the noise show up at 
both the output node of CG and CS, the output differential is able to cancel the noise. 
However, as decade-wide bandwidth is concerned, this topology faces difficulties in 
maintaining a low NF at high frequencies (Blaakmeer et al., 2007) (Najari et al., 
2010) (Liao and Liu, 2007). 
 
 
Figure 2.9: Basic Noise Cancelling LNA (Razavi, 2010) 
 
2.2.2(c) Three-Stage Common Source with Negative Feedback  
 
An LNA topology proposed by Razavi (2010) was reported to be able to 
achieve bandwidth of 50 MHz to 10 GHz with gain of 18 to 20 dB, NF of 2.9 to 5.9 
dB, |S11| >10 dB, IP3 of -11 to -7 dBm and power of 22 mW on a fabricated chip 
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using 65 nm process technology. The circuit is as shown in Figure 2.10. This 
topology incorporates three stages of common source amplifiers, plus a negative 
resistive feedback. Since the drawback of using a negative feedback is that it lowers 
down the gain of the system by the factor of 1 + βAOL (see Equation 2.7), this 
drawback is compensated by the high voltage gain from the three stages of common 
source amplifier. The negative resistive feedback has an added advantage of 
exhibiting inductive input impedance effect which was as discussed in section 2.1.2. 
This explains the absence of inductors in this topology is still workable, albeit having 
common source configuration in the design.  
 
Current I1 is used to solve the issue of having low quiescent voltage at point 
Y. This is caused by low Vgs of about 200 mV, since having a large width. As a 
result, the current I1 drawn from RF is able to shift the voltage up by approximately 
250 mV. With three stages, this design could suffer from phase margin as well as 
peaking in frequency response, thus leading to a more complex analysis especially on 
the inductance part. However, the author of this topology had confirmed with 
behavioral simulation that the one-pole approximation still holds the calculation of 
input admittance accurately. The output of this LNA is taken between nodes X and 
Y. Although the nodes exhibit phase difference, this pseudo differential still 
increases the gain and linearity. Device labeled as Z at the output node is a buffer, 
implemented to facilitate the testing of the LNA. 
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Figure 2.10: Three-stage common source amplifier with negative feedback (Razavi, 
2010) 
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CHAPTER THREE 
DESIGN METHODOLOGY 
3.  
3.1 Proposed LNA 
 
 To the author’s knowledge, Razavi (2010)’s topology achieved a good overall 
performance with a high gain over a bandwidth from 50 MHz to 10 GHz. However, 
the noise figure (5.9 dB) and IP3 (-11.2 dBm) did not perform well. Thus, the 
proposed design is meant to investigate and improve both the linearity and noise 
figure. Figure 3.1 shows the schematic of the proposed LNA.  
 
CRsVin
ZM1 M2 M3
RF
 R1 R2 R3
VDD
A
B X
Y
 
Figure 3.1 Schematic of proposed LNA 
 
 To further analyze the circuit, the inductive effect from the negative resistive 
feedback (resistive shunt) will be used in input matching, specifically to cancel the 
input capacitance, Cin of the common source configuration (Figure 3.2) at low 
frequencies. The effect will be obvious if depicted in the smith chart as the S11 curve 
will be seen turning clock-wise above the real axis (inductive) and ending at the 
below of the real axis (capacitive). 
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Figure 3.2: Simplified model of the topology (Razavi, 2010) 
 
From Figure 3.1, the open loop DC gain of the three stages can be 
approximated as Equation 3.1 as ro is much larger than its resistance connected at 
drain terminal while feedback factor is given by Equation 3.2. 
 
                       (3.1) 
β = 
  
     
     (3.2) 
  
With the open loop transfer function (Equation 2.8), and applying Miller’s 
theorem to the feedback resistor, RF yields the input admittance which is expressed 
as 
       
          
        
    (3.3) 
 
Taking out the real and imaginary parts yields 
 
       
 
     
      
         
 
  
    
    (3.4) 
        
      
          
 
    
    
   (3.5) 
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For input matching, 
 
       
 is set equal to Rs, and          is used to cancel 
Cin . Both the real and imaginary components are modeled in Figure 3.3. 
 
 
Figure 3.3: Plot of components of Yin with frequency (Razavi, 2010) 
 
The width of the input transistor M1 is set larger to minimize the noise which 
is contributed by thermal noise approximate by    
         where   is the noise 
factor. The noise figure can be modeled as in Figure 3.4. Considering thermal noise, 
the total output noise power is given as (Cheng et al., 2011) 
 
      
 ̅̅ ̅̅ ̅̅ ̅  ∑            ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅  
 
 
        
∑              ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅  
 
 
        
       ̅̅ ̅̅ ̅̅     
 ̅̅ ̅̅ ̅      
 ̅̅ ̅̅ ̅      
 ̅̅ ̅̅ ̅      
 ̅̅ ̅̅ ̅   (3.6) 
where 
      ̅̅ ̅̅ ̅̅       
 ̅̅ ̅̅ ̅̅ ̅ 
   
 ̅̅ ̅̅ ̅       
 ̅̅ ̅̅ ̅̅ ̅̅  
    
 ̅̅ ̅̅ ̅       
 ̅̅ ̅̅ ̅̅ ̅       
 ̅̅ ̅̅ ̅̅ ̅̅  
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 ̅̅ ̅̅ ̅       
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 ̅̅ ̅̅ ̅̅ ̅̅  
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Thus, noise figure is given by 
 
   
 
     
     
 ̅̅ ̅̅ ̅̅ ̅̅
 
   
      
   
     (3.7) 
 
 
Figure 3.4: Noise model (Cheng et al., 2011) 
 
 In this design (Figure 3.1), the current source I1 (Figure 2.10) is taken out 
since its function of shifting up the quiescent voltage is not needed. Referring to the 
list of parameters extracted from the Global Foundries’ model library (Table 3.1), Cgs 
and Cox can be calculated by Cgs = (2/3)WLCox and Cox = oxtox with ox = 3.9o. Cgs 
turns out to be 1.32e-13 F if W = 110 µm and L = 130 nm. Also, the Vgs has to be 
biased for at least 0.324 V, which is much more than that of  Razavi (2010)’s 
topology of 0.2 V in 65 nm process node. Biasing every stage at half of the supply 
voltage, VDD is planned for and reduction of the amplifier’s gain is expected as the 
consequence of increasing the IP3. Component Z in this design will be replaced by a 
balun to convert the two output signals to a single output signal.   
